Welcome to the new version of CaltechAUTHORS. Login is currently restricted to library staff. If you notice any issues, please email coda@library.caltech.edu
Published November 1996 | Published
Journal Article Open

A single-transistor silicon synapse

Abstract

We have developed a new floating-gate silicon MOS transistor for analog learning applications. The memory storage is nonvolatile; hot-electron injection and electron tunneling permit bidirectional memory updates. Because these updates depend on both the stored memory value and the transistor terminal voltages, the synapse can implement a learning function. We have derived a memory-update rule from the physics of the tunneling and injection processes, and have investigated synapse learning in a prototype array. Unlike conventional EEPROM devices, the synapse allows simultaneous memory reading and writing. Synapse transistor arrays can therefore compute both the array output, and local memory updates, in parallel. The synapse is small, and typically is operated at subthreshold current levels; it will permit the development of dense, low-power silicon learning systems.

Additional Information

© 1996 IEEE. Manuscript received December 5, 1995; revised April 1, 1996. The review of this paper was arranged by Editor C.-Y. Lu. This work was supported by the Office of Naval Research, by the Advanced Research Projects Agency, by the Beckman Hearing Institute, by the Center for Neuromorphic Systems Engineering as a part of the National Science Foundation Engineering Research Center Program, and by the California Trade and Commerce Agency, Office of Strategic Technology.

Attached Files

Published - 00543035.pdf

Files

00543035.pdf
Files (1.0 MB)
Name Size Download all
md5:9c12277e977a9dd349f820e6730201df
1.0 MB Preview Download

Additional details

Created:
August 19, 2023
Modified:
October 19, 2023