Welcome to the new version of CaltechAUTHORS. Login is currently restricted to library staff. If you notice any issues, please email coda@library.caltech.edu
Published 1984 | Updated
Book Section - Chapter Open

Signal Delay in General RC Networks with Application to Timing Simulation of Digital Integrated Circuits


Modeling digital MOS circuits by RC networks has become a well accepted practice for estimating delays. In 1981, Penfield and Rubinstein proposed a method to bound the waveforms of nodes in an RC tree network. In this paper, a single value of delay is derived for any node in a general RC network. The effects of parallel connections and stored charges are properly taken into consideration. The algorithms can be used either as a stand-alone simulator, or as a front end for producing initial waveforms for waveform-relaxation based circuit simulators. An experimental simulator called SDS (Signal Delay Simulator) has been developed. For all the examples tested so far, this simulator runs two to three orders of magnitude faster than SPICE, and detects all transitions and glitches at approximately the correct time.

Additional Information

© 1984 Artech House. This research is sponsored by the System Development Foundation.

Attached Files

Updated - Signal_Delay_in_General_RC_Networks_with_Application_to_Timing_Simulation_of_Digital_Integrated_Circuits.pdf



Additional details

August 19, 2023
March 5, 2024