Welcome to the new version of CaltechAUTHORS. Login is currently restricted to library staff. If you notice any issues, please email coda@library.caltech.edu
Published July 2022 | Submitted + Published
Journal Article Open

Testing station for fast screening of through silicon via-enabled application-specific integrated circuits for hard x-ray imaging detectors


Application-specific integrated circuits (ASICs) are used in space-borne instruments for signal processing and detector readout. The electrical interface of these ASICs to frontend printed circuit boards is commonly accomplished with wire bonds. Through silicon via (TSV) technology has been proposed as an alternative interconnect technique that will reduce assembly complexity of ASIC packaging by replacing wire bonding with flip-chip bonding. TSV technology is advantageous in large detector arrays where TSVs enable close detector tiling on all sides. Wafer-level probe card testing of TSV ASICs is frustrated by solder balls introduced onto the ASIC surface for flip-chip bonding that hamper alignment. Therefore, we developed the ASIC test stand (ATS) to enable rapid screening and characterization of individual ASIC die. We successfully demonstrated ATS operation on ASICs originally developed for CdZnTe detectors on the Nuclear Spectroscopic and Telescope Array (NuSTAR) mission that were later modified with TSVs in a via-last process. We tested both backside blind-TSVs and frontside through-TSVs, with results from internal test pulser measurements that demonstrate performance equal to or exceeding the probe card wafer-level testing data. The ATS can easily be expanded or duplicated to parallelize ASIC screening for large area imaging detectors of future space programs.

Additional Information

© 2022 Society of Photo-Optical Instrumentation Engineers (SPIE). Received: 2 March 2022; Accepted: 17 June 2022; Published: 4 July 2022. We would like to thank AlphaTest Corp. for their cooperation in helping design and manufacture the micropogo probes and probe socket and mounting it onto our ATS test board. We would like to thank Micross AIT for their continued support on developing frontside through NuASICs. DPV is grateful to MA and KV for useful advice. This work was supported by NASA APRA grant NNX17AE62G. DPV was supported by the NASA FINESST Fellowship 80NSSC20K1537.

Attached Files

Published - 036001_1.pdf

Submitted - 2204.01864.pdf


Files (14.1 MB)
Name Size Download all
5.0 MB Preview Download
9.1 MB Preview Download

Additional details

August 22, 2023
October 23, 2023